A Pipelined Reconfigurable Architecture for Visual-Based Navigation
نویسندگان
چکیده
This paper is concerned with a pipelined reconfigurable architecture for implementing image processing algorithms useful for robotic navigation. The computational complexity and the real-time application of these such algorithms suggest a custom hardware approach, but the wide quantity of different algorithms useful for different tasks suggest a software reconfigurable approach. In this way, a logic reconfigurable based architecture combines both properties: hardware speed and software flexibility. Moreover, the big quantity of data to be processed using the conventional Cartesian image processing algorithms, combined with the autonomous vehicle constrains (power consumption, size and weight) makes not possible the use of reconfigurable existent machines. The log-polar vision reduces the amount of data to be processed and simplifies the computations of several interesting algorithms, allowing a reconfigurable approach which is scalable, powerful enough and small for an autonomous robot.
منابع مشابه
Design and Implementation of Digital Demodulator for Frequency Modulated CW Radar (RESEARCH NOTE)
Radar Signal Processing has been an interesting area of research for realization of programmable digital signal processor using VLSI design techniques. Digital Signal Processing (DSP) algorithms have been an integral design methodology for implementation of high speed application specific real-time systems especially for high resolution radar. CORDIC algorithm, in recent times, is turned out to...
متن کاملdesigning and implementing a 3D indoor navigation web application
During the recent years, the need arises for indoor navigation systems for guidance of a client in natural hazards and fire, due to the fact that human settlements have been complicating. This research paper aims to design and implement a visual indoor navigation web application. The designed system processes CityGML data model automatically and then, extracts semantic, topologic and geometric...
متن کاملExploration of RaPiD-style Pipelined FPGA Interconnects
Pipelined FPGAs promise high performance for reconfigurable computing. However, the architectural design of these systems is complex, involving the optimization of numerous features. In this work, we parameterize and explore the interconnect structure of pipelined FPGAs. Specifically, we explore the effects of interconnect register population, length of registered routing track segments, regist...
متن کاملFast Sorting on a Linear Array with a Reconfigurable Pipelined Bus System
We present a fast algorithm for sorting on a linear array with a reconfigurable pipelined bus system (LARPBS), one of the recently proposed parallel architectures based on optical buses. Our algorithm sorts numbers in worst-case time using processors. To our knowledge, the previous best sorting algorithm on this architecture has a running time of .
متن کاملDesign and Implementation of an FPGA-Based 1.452-Gbps Non-pipelined AES Architecture
This work reports a non-pipelined AES (Advanced Encrypted Standard) FPGA (Field Programmable Gate Array) architecture, with low resource requirements. The architecture is designed to work on CBC (Cipher Block Chaining) mode and achieves a throughput of 1.45 Gbps. This implementation is a module of a configuration library for a Cryptographic Reconfigurable Platform (CRP).
متن کامل